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The purpose of this dissertation is to design some new TDC architectures suitable for 
implementation with fine digital CMOS. These architectures can either reduce circuit complexity 
significantly compared to conventional TDCs while keeping comparable performance and 
glitch-free characteristics, or achieve fine time resolution, high linearity, and self-calibration 
features. 
Mathematics is the language of electronic and electrical engineering. Mathematical concepts and 
methods are used in all areas of electronic and electrical engineering. Especially, number theory and 
coding theory in mathematics are found to be suitable for circuit design, as number theory and 
coding theory combine mathematical elegance and some engineering problems to an unusual 
degree. 
To attain the main objective to design some new TDC architectures suitable for implementation 
with fine digital CMOS, mathematical methods such as number theory and coding theory are 
introduced into the design of TDC architectures. In detail, residue number system, Gray code, and 
cyclic code are applied in parallel ring oscillator TDC architectures, in order to reduce hardware, 
power consumption, as well as chip area significantly compared to a flash type TDC, while keeping 
comparable performance and glitch-free characteristics. Furthermore, stochastic process theory is 
also applied in TDC architecture to utilize the large variation in circuit characteristics of fine CMOS. 
The stochastic architecture with self-calibration feature can realize a linear TDC with fine 
(sub-picosecond) time-resolution.  
Chapter 1 introduces the background, the motivation, and the objectives of this research and the 
proposed approaches. Chapter 2 discusses the basic TDC specifications and its architectures. 
Chapter 3 presents proposed parallel ring oscillator TDCs based on residue number system, Gray 
code, and cyclic code. Their RTL simulation waveforms, FPGA implementation and verification 
results are presented and discussed. Chapter 4 presents proposed stochastic TDC based on 
stochastic process theory. The RTL simulation waveforms, FPGA implementation and verification 
results are presented and discussed. Chapter 5 summarizes conclusions obtained through this 
research. 
Applying number theory, coding theory and stochastic process theory in TDC circuit design is 
showing the beauty of the particular combination of mathematics and engineering. We make fully 
digital FPGA implementation (design, simulation, verification, and testing) of these TDCs. The 
design work uses only RTL (without SPICE) simulation and FPGA (instead of full custom CMOS) 
implementation, which would be suitable for mixed-signal SoC design in nano-CMOS era. 
 
（日本語訳） 
時間-デジタル変換器(TDC： Time to Digital Converter)は時間分解能型アナログ回路のキ
ーコンポーネントである。電圧振幅の大きさに依存せずに、従来よりも一歩進んだデジタ
ル RF 回路を実現できることが期待できる。フラッシュ型 TDC が広く用いられているが、
回路が大きくなり、小チップ面積化・低消費電力化を得ることが困難である。また，フラ
ッシュ型 TDC の最小時間分解能はバッファのゲート遅延により決まり、時間分解能を向上
させることも困難である。すなわちフラッシュ型 TDC には二つの課題がある：① 回路面
積（コスト）、消費電力を減らす。② 時間分解能を向上させる。 
そこで本研究では、① 小回路規模・低消費電力 TDC を可能にするために、数学的アプ
ローチによる TDC 回路の設計を提案し、FPGA を用いて回路動作の確認と性能検証を行っ
た。提案した回路とフラッシュ型 TDC に比べ、回路面積（コスト）、消費電力を低減でき
る可能性がある。② 時間分解能を向上させるために、数学的アプローチを利用した高時間










るというメリットがある。Xilinx 社 FPGA を用いて回路動作の確認と性能検証を行った。












と性能検証は、回路シミュレータ SPICE とフルカスタム CMOS を使わなく、RTL シミュレ
ーションと FPGA を使って行った。この設計方法はナノ CMOS 時代のアナログおよびミッ
クスト・シグナル回路設計に適している。 
 
 
 
 
 
 
 
